PIC16F77-I/L【PDF 39/104 页】IC MCU FLASH 8KX14 A/D 44PLCC

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3822

35页 36页 37页 38页 [39页]40页 41页 42页 43页

2002 Microchip Technology Inc.

DS30325B-page 29

PIC16F7X

3.0

READING PROGRAM MEMORY

The FLASH Program Memory is readable during nor-

mal operation over the entire VDD range. It is indirectly

addressed through Special Function Registers (SFR).

Up to 14-bit numbers can be stored in memory for use

as calibration parameters, serial numbers, packed 7-bit

ASCII, etc. Executing a program memory location con-

taining data that forms an invalid instruction results in a

NOP

There are five SFRs used to read the program and

memory. These registers are:

PMCON1

PMDATA

PMDATH

PMADR

PMADRH

The program memory allows word reads. Program

memory access allows for checksum calculation and

reading calibration tables.

When interfacing to the program memory block, the

PMDATH:PMDATA registers form a two-byte word,

which

holds

the

14-bit

data

for

reads.

The

PMADRH:PMADR registers form a two-byte word,

which holds the 13-bit address of the FLASH location

being accessed. These devices can have up to 8K

words of program FLASH, with an address range from

0h to 3FFFh. The unused upper bits in both the

PMDATH and PMADRH registers are not implemented

and read as “0’s”.

3.1

PMADR

The address registers can address up to a maximum of

8K words of program FLASH.

When selecting a program address value, the MSByte

of the address is written to the PMADRH register and

the LSByte is written to the PMADR register. The upper

MSbits of PMADRH must always be clear.

3.2

PMCON1 Register

PMCON1 is the control register for memory accesses.

The control bit RD initiates read operations. This bit

cannot be cleared, only set, in software. It is cleared in

hardware at the completion of the read operation.

REGISTER 3-1:

PMCON1 REGISTER (ADDRESS 18Ch)

R-1

U-0

U-x

U-0

R/S-0

reserved

—

bit 7

bit 0

bit 7

Reserved: Read as ‘1’

bit 6-1

Unimplemented: Read as '0'

bit 0

RD: Read Control bit

= Initiates a FLASH read, RD is cleared in hardware. The RD bit can only be set (not cleared)

in software.

= FLASH read completed

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

- n = Value at POR reset

’1’ = Bit is set

’0’ = Bit is cleared

x = Bit is unknown

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式